INTERNATIONAL WEBSITES
|
SOLVNET
China
简体中文
Japan
日本语
United States
English
International Office Locations
Home
Community
Synopsys Users Group
Location Proceedings
SNUG UK 2009 Proceedings
2010
|
2009
|
2008
|
2007
|
2006
|
2005
Sort proceedings by:
Sessions
Company
Topics
Complete Proceedings
Papers (zip file)
Presentations (zip file)
Tutorials (zip file)
User Papers
Track 1 - Implementation and DFT
DC-Graphical: The Promise and the Reality
Author(s):
John Biggs [ARM, Inc.], Tom Fairbairn [Synopsys, Inc.]
Paper
Presentation
Easing the Pain of Sign-off Timing and SI Closure using PrimeTime Distributed Multi-Scenario Analysis
Author(s):
Stuart Vernon [Imagination Technologies], Simon Bloyce [Synopsys, Inc.]
Paper
Presentation
Testing Latch Dominated Designs from a Mixed-Signal and Low-Power Domain
Author(s):
Richard Illman, Hans Martin von Staudt [Dialog Semiconductor]
Presentation
Track 2 - Synplicity/FPGA
Let's Create It
Author(s):
Andrew Gardner [ST-Ericsson]
Presentation
Synplify Pro/Premier at VirtenSys
Author(s):
Mark Ogden [Virtensys]
Presentation
Use of FPGA Prototypes in HD Terrestrial TV Trial
Author(s):
Justin Mitchell [BBC Research]
Presentation
Track 3 - Low Power
Achieving Energy Efficient Processor Performance
Author(s):
John Biggs [ARM, Inc.], Alan Gibbons [Synopsys, Inc.]
Presentation
ARM Cortex-M3Power-Aware Validation
Author(s):
Ross Torkington [ARM, Inc.]
Presentation
Implementation Methodology for Dual-Mode GPS Receiver
Author(s):
David Tester [Air Semiconductor], Jon Young, Chris Atkinson, Tom Ryan [Synopsys, Inc.]
Paper
Presentation
Track 4 - Digital Verification, Full Custom Design and Characterisation
A User's Experience with SystemVerilog Adoption
Author(s):
Daniel Schostak [ARM, Inc.]
Presentation
Experiences with Custom Designer
Author(s):
Ed Granville [Calvatec]
Presentation
Liberty NCX User Experience
Author(s):
Gordon Russell [Wolfson Microelectronics]
Presentation
Tutorials
Track 1 - Implementation and DFT
IC Compiler DFM and Design Closure Technologies
Author(s):
Tutorial
Power-Aware Testing & How to Get the Best from TetraMAX
Author(s):
Tutorial
PrimeTime 2008.12 Updates
Author(s):
Tutorial
Track 2 - Synplicity/FPGA
Advanced FPGA Synthesis Technologies - Improving the Route to Silicon
Author(s):
Tutorial
CHIPit and See! Introduction of New Transaction-Based Validation in Hardware
Author(s):
Tutorial
Dealing with FPGA-hostility: ASIC Design Manipulation and Partitioning for FPGA Prototypes
Author(s):
Tutorial
Hasta la Vista! - Total Recall and HAPS for Prototyping and Debug
Author(s):
Tutorial
Track 3 - Low Power
Low Power Implementation in the 2008.09 Release
Author(s):
Tutorial
Low Power Verification With MVTools and Experiences With ARM’s Cortex-M3 Processor
Author(s):
Tutorial
Track 4 - Digital Verification, Full Custom Design and Characterisation
Advanced Verification Technologies in VCS
Author(s):
Tutorial
Deploying Custom Designer on Advanced Mixed-Signal Designs
Author(s):
Tutorial
Efficient Generation of CCS Timing and Power Libraries using NCX
Author(s):
Tutorial
SNUG Welcomes
Virage Logic Users
Find a Local Conference
SNUG San Jose
Video Spotlight
Collaborating for Success
Rick Cassidy, President, TSMC North America
Best of SNUG Europe Webinar Series
Live Webinars - Register Now
Learn from the Best
2010 SNUG Award Winning Papers
Search SNUG Proceedings
Proceedings
France, 2010
Germany, 2010
India, 2010
Israel, 2010
San Jose, 2010
Singapore, 2010
Taiwan, 2010
UK, 2010
Boston, 2009
More
Sponsors
ARM
GlobalFoundries
IBM
Samsung
TSMC
More
Forums
Verification
Low Power
Saber Design
Liberty
VMM Central
More
About SNUG
Synopsys Events Calendar
Solvnet
Contact Us
© 2010 Synopsys, Inc. All Rights Reserved.
Contact us
|
Locations
|
Privacy
|
Legal
|
RSS