China 简体中文 Japan 日本语 United States English
International Office Locations
AMS Verification 

Analog/Mixed-Signal Verification 

Synopsys addresses the most critical issues in AMS verification. HSPICE® is employed by leading semiconductor foundries to provide designers with the gold standard for accuracy in device modeling. The CustomSim™ solution unifies Synopsys’ best-in-class circuit simulation technologies to deliver superior verification performance and capacity for all classes of design, including custom digital, memory and analog/mixed-signal. For comprehensive mixed-signal verification, the CustomSim solution is tightly integrated with the VCS® functional verification solution for multi-language support, including SystemVerilog, Verilog, VHDL and Verilog-AMS.

  • Tools
 

CustomSim
Unified Circuit Simulation Solution for Nanometer Designs
PDF DOWNLOAD DATASHEET


HSIM
High performance hierarchical simulation for analog, mixed-signal, memory and SOC designs, with high capacity for analysis of post-layout parasitic effects.


HSPICE
The industry's "gold standard" for accuracy, offers foundry-certified device models with state-of-the-art simulation and analysis algorithms.
PDF DOWNLOAD DATASHEET(PDF)


NanoSim
Comprehensive simulation and analysis for high performance analog, digital and SOC designs, with powerful built-in timing and power diagnostic functions.


XA Technology
Next-generation transistor-level simulation technology provides out of the box SPICE accuracy with FastSPICE performance and capacity.
PDF DOWNLOAD DATASHEET(PDF)


AMS Co-Sim
Synopsys’ mixed-signal verification solution based on industry leading “golden” simulators: VCS® and CustomSim


Circuit Check
Circuit Check increases verification coverage and discovers potential trouble spots that simulation misses.


HSIMplus
Dynamic IR drop and electromigration analysis of power and signal nets with post-layout acceleration. HCI/NBTI impact on MOSFET aging and device reliability.


CustomExplorer
Debugging environment with pre-simulation Spice-centric productivity resources, netlist debugging and extensive post-simulation waveform analysis/reporting.


Custom WaveView
Post-simulation high-performance analog / mixed-signal waveform analyzer.


StarRC Custom
Parasitic extraction for next-generation custom IC design
PDF DOWNLOAD DATASHEET (PDF)



NewsArticlesBlogsWhite PapersWebinarsVideosTraining Courses