

TSV Stress Management

Jamil Kawa


DATE 2010

Outline

- **TSV related performance and reliability issues due to thermal-mechanical stress**
- **Fammos capability overview**
- **Modeling TSV stress and related effects using Fammos**
- **Summary**
- **Questions and answers**


TSV Related Performance and Reliability Issues

Typical Back-to-Front TSV Stack



New stress from materials in TSV stack

TSV Induced Proximity Effects




Transistor is being squeezed or stretched by adjacent TSVs

Material deformation leads to mobility change

The amount of proximity effects depend on geometry shape, location, and orientation

Stress affects transistor performance

TSV Related Reliability Concerns



Stress affects BEOL reliability

Modeling Requirements


- **Stress sources**
 - Intrinsic bonding from material formation
 - Lattice mismatch from crystal growth
 - Thermal expansion mismatch from process flow
 - External loading from stacking and packaging
- **Structure generation & stress evolution**
 - Fabrication process: deposition, etching
 - Layout from design specs
- **Models for stress effect**
 - Stress-to-electrical models for performance
 - Stress-to-damage models for reliability

Fammos Capability Overview



Fammos TX Highlights

- **3D Structure Generation**
 - Process steps
 - Mask layouts (GDSII)
- **Detailed Process Steps**
 - Deposition:
 - Isotropic, anisotropic, planar, patterned, tapered
 - Etching:
 - Isotropic, anisotropic, planar, tapered
- **Multiple Stress Sources**
 - Intrinsic, grain growth, thermal mismatch, applied
- **Models**
 - BEOL reliability
 - Silicon mobility variation



Fammos TX 3D Simulation Flow




Mobility Variation



Packaging Reliability




Interconnect Reliability



Stress Hotspot

Example: 3D Simulation from Layout




Layout

```
# Import GDS layout
STRUCTURE maskfile=my.gds block=cell12

# Identify mask layers
ASSIGN name=metal2 index=2
ASSIGN name=metal3 index=3


# Define simulation domain size
DOMAIN xmin=10 xmax=19 ymin=10 ymax=16
```

Cu



Cu Lines at Metal 2&3 in a 9µm x 6µm Window in a 90nm Chip

Low-k



High stress hotspot in low k dielectrics

Example: Deposit, Etch, Thermal Cycling

```
DEPOSITION temperature=250  
position=0.45  
material=Nitride type=planar
```

```
DEPOSITION temperature=250  
thickness=0.1 material=Low-k  
type=isotropic
```

```
ETCH temperature=25  
material=Low-k mask=vial2  
thickness=0.1 negative  
type=isotropic
```

```
ETCH temperature=25  
material=Nitride mask=vial2  
thickness=0.05 negative  
type=isotropic
```


```
DEPOSITION temperature=250  
position=0.55  
material=Copper type=planar
```

```
DEPOSITION temperature=250  
thickness=0.2 material=Low-k  
type=isotropic
```

```
ETCH temperature=25  
material=Low-k mask=metal2  
thickness=0.2 negative  
type=isotropic
```

```
DEPOSITION temperature=250  
position=0.75 material=Copper  
type=planar
```

```
DEPOSITION temperature=250  
position=0.8 material=Nitride  
type=planar
```




Stress Migration Model for Metal Voiding



- **Stress driven vacancy diffusion** (TSMC scheme)

$$\nabla^2 C = \frac{1}{D} \frac{\partial C}{\partial t} - \frac{1}{kT} \nabla \cdot \nabla \sigma_H$$

T.C. Huang, *et al.*, IITC 2003




Hydrostatic stress gradient magnitude



Accumulated vacancy density in metal



Interface De-bonding Simulations

Cohesive zone model






X. Xu and A. Needleman, 1994, JMPS

De-lamination




Large stress and weak interface leads to de-bonding

Stress and Mobility Variation in Layout







320nm pitch



160nm pitch




Piezo Converts Stress Into Mobility



S_{xx} (MPa)




Mobility (%)





Modeling TSV Induced Effects with Fammos

Multi-scale Modeling with Global and Sub-models




Effect of Die Thinning

- Interconnect/dielectrics layers are under thermal mismatch stress
- Stress transfers from dielectric layer to active silicon due to die thinning
- Transferred stress depends on thickness




Stress Distribution Around μ -bumps





Top View of μ -bumps Between Dies

Von Mises Effective Stress in Mega Pascal



High stress levels around μ -bumps




Stress Distribution on Silicon Surface




S_{yy} Stress Component (MPa)

- Copper filling of TSV happens at high temperature
- Upon cooling, Cu shrinks more than Si
- This leads to normal tension and tangential compression
- The range of stress propagation depends on TSV size, and typically is $\sim 20\mu\text{m}$

Keep-Out Area Around TSVs



Reliability Impact – Effective Stress



Summary

- TSV introduces new stresses which affect performance and reliability
- Synopsys' Fammos TX is a state-of-the art process and mechanical stress simulator for semiconductor applications
- Multi scale process and stress simulations have been performed using Fammos to analyze TSV impact on performance and reliability